

PAT	ENT	NL	мві	ĒΡ	
	CHE .	e ye y	16	W.A.	
		5			
	307			97	9
1					
					T.
				W.S.	

U.S. UTILITY Patent Application

U.S. UTILITY Paterit Application	
O.I.P.E. PATENT DATE	
O.I.P.E. STTH	
A STATE OF THE STA	•
SCANNED A Q.A.	

	PLICATION NO. 09/683027	CONT/PRIOR	CLASS	SUBCLASS 724	ART UNIT	EXAMINER	4
PPLICANTS	John Mali Edmund Sp Steven Vo	rogis		å			
TITLE A	Dual chip integrate	stack me d circuit	ethod for	electro-s	tatic disc	harge protec	tion of PTO-2040

	١	ISSUING C	_ASSIFICATION				
ORIGIN	AL		CROSS REF	ERENCE(S)			
CLASS SUBCLASS		CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)				
INTERNATIONA	L CLASSIFICATION	v -					
		7	Co	ontinued on Issue SI	lip Inside File Jacket		

ets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G
			NOTICE OF ALLOWANCE MAILED	
(Assistant Examiner)		(Date)		
			ISS	UE FÉE
, ,			Amount Due	Date Paid
(Primary Examiner)				
			ISSUE BATCH NUMBER	
(Legal Instrum	ents Examiner)	(Date)		
	(Primary	(Assistant Examiner) (Primary Examiner) (Legal Instruments Examiner)	(Primary Examiner) (Date)	(Assistant Examiner) (Date) ISS Amount Due (Primary Examiner) (Date) ISSUE BA